Chiudi

Aggiungi l'articolo in

Chiudi
Aggiunto

L’articolo è stato aggiunto alla lista dei desideri

Chiudi

Crea nuova lista

Offerta imperdibile
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits - Jose Monteiro - cover
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits - Jose Monteiro - cover
Dati e Statistiche
Wishlist Salvato in 0 liste dei desideri
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Attualmente non disponibile
138,17 €
-6% 146,99 €
138,17 € 146,99 € -6%
Attualmente non disp.
Chiudi

Altre offerte vendute e spedite dai nostri venditori

Altri venditori
Prezzo e spese di spedizione
ibs
Spedizione Gratis
-6% 146,99 € 138,17 €
Altri venditori
Prezzo e spese di spedizione
ibs
Spedizione Gratis
-6% 146,99 € 138,17 €
Altri venditori
Prezzo e spese di spedizione
Chiudi
ibs
Chiudi

Tutti i formati ed edizioni

Chiudi
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits - Jose Monteiro - cover
Chiudi

Promo attive (0)

Descrizione


Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle. Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research.
Leggi di più Leggi di meno

Dettagli

The Springer International Series in Engineering and Computer Science
1996
Hardback
181 p.
Testo in English
235 x 155 mm
1030 gr.
9780792398295
Chiudi
Aggiunto

L'articolo è stato aggiunto al carrello

Chiudi

Aggiungi l'articolo in

Chiudi
Aggiunto

L’articolo è stato aggiunto alla lista dei desideri

Chiudi

Crea nuova lista

Chiudi

Chiudi

Siamo spiacenti si è verificato un errore imprevisto, la preghiamo di riprovare.

Chiudi

Verrai avvisato via email sulle novità di Nome Autore