Chiudi

Aggiungi l'articolo in

Chiudi
Aggiunto

L’articolo è stato aggiunto alla lista dei desideri

Chiudi

Crea nuova lista

Offerta imperdibile
High-Level Synthesis: from Algorithm to Digital Circuit - cover
High-Level Synthesis: from Algorithm to Digital Circuit - cover
Dati e Statistiche
Wishlist Salvato in 0 liste dei desideri
High-Level Synthesis: from Algorithm to Digital Circuit
Attualmente non disponibile
88,82 €
-6% 94,49 €
88,82 € 94,49 € -6%
Attualmente non disp.
Chiudi

Altre offerte vendute e spedite dai nostri venditori

Altri venditori
Prezzo e spese di spedizione
ibs
Spedizione Gratis
-6% 94,49 € 88,82 €
Altri venditori
Prezzo e spese di spedizione
ibs
Spedizione Gratis
-6% 94,49 € 88,82 €
Altri venditori
Prezzo e spese di spedizione
Chiudi
ibs
Chiudi

Tutti i formati ed edizioni

Chiudi
High-Level Synthesis: from Algorithm to Digital Circuit - cover
Chiudi

Promo attive (0)

Descrizione


High-level synthesis - also called behavioral and architectural-level synthesis - is a key design technology to realize systems on chip/package of various kinds, whether single or multi-processors, homogeneousor heterogeneous,for the emb- ded systems market or not. Actually, as technology progresses and systems become increasingly complex, the use of high-level abstractions and synthesis methods becomes more and more a necessity. Indeed, the productivityof designers increases with the abstraction level, as demonstrated by practices in both the software and hardware domains. The use of high-level models allows designers with systems, rather than circuit, backgroundto be productive,thus matching the trend of industry whichisdeliveringanincreasinglylargernumberofintegratedsystemsascompared to integrated circuits. The potentials of high-level synthesis relate to leaving implementation details to the design algorithms and tools, including the ability to determine the precise timing of operations, data transfers, and storage. High-level optimization, coupled with high-levelsynthesis, canprovidedesignerswith the optimalconcurrencystr- ture for a data ow and corresponding technological constraints, thus providing the balancing act in the trade-offbetween latency and resource usage. For complex s- tems, the design space exploration,i.e., the systematic search for the Pareto-optimal points, can only be done by automated high-level synthesis and optimization tools. Nevertheless, high-level synthesis has been showing a long gestation period. Despite early resultsin the 1980s,it is still not commonpracticein hardwaredesign.
Leggi di più Leggi di meno

Dettagli

2010
Paperback / softback
297 p.
Testo in English
235 x 155 mm
482 gr.
9789048179237
Chiudi
Aggiunto

L'articolo è stato aggiunto al carrello

Chiudi

Aggiungi l'articolo in

Chiudi
Aggiunto

L’articolo è stato aggiunto alla lista dei desideri

Chiudi

Crea nuova lista

Chiudi

Chiudi

Siamo spiacenti si è verificato un errore imprevisto, la preghiamo di riprovare.

Chiudi

Verrai avvisato via email sulle novità di Nome Autore